Efficient Test Methodologies for High-Speed Serial Links

Author(s): ficient Test Methodologies for High-Speed Serial Links By Dongwoo Hong, Kwang-Ting Cheng (auth.)

Date: Format: PDF Language: English ISBN/ASIN: 9048134420
Pages: OCR: Quality: ISBN13:
Uploader: Upload Date: 3/1/2019 7:31:17 AM
                               

Description:
With the increasing demand for higher data bandwidth, communication systems data rates have reached the multi-gigahertz range and even beyond. Advances in semiconductor technologies have accelerated the adoption of high-speed serial interfaces, such as PCI-Express, Serial-ATA, and XAUI, in order to mitigate the high pin-count and the data-channel skewing problems. However, with the increasing number of I/O pins and greater data rates, significant challenges arise for testing high-speed interfaces in terms of test cost and quality, especially in high volume manufacturing (HVM) environments. Efficient Test Methodologies for High-Speed Serial Links describes in detail several new and promising techniques for cost-effectively testing high-speed interfaces with a high test coverage. One primary focus of Efficient Test Methodologies for High-Speed Serial Links is on efficient testing methods for jitter and bit-error-rate (BER), which are widely used for quantifying the quality of a communication system. Various analysis as well as experimental results are presented to demonstrate the validity of the presented techniques.
Links Table

2423366Book

http://k2s.cc/file/bc1bc34d8db19/9048134

 4.00

Leave a Reply