09-07-2009, 06:03 AM
|
|
Winner 10 Day Rapidshare Premium account
|
|
Join Date: Jan 2008
Posts: 2,286
Points: 33,370, Level: 26 |
Level up: 36%, 1,680 Points needed |
|
|
Verilog HDL: A Guide to Digital Design and Synthesis
 This book starts from very basic knowledge of Verilog. It assumes no prior knowledge of the language. It starts from explaining the different data types of Verilog with very clear examples. Then it shows you how to create a module and why is it important to divide your design into several modules. Then it teaches you how to create a circuit at gate level modeling. The schematics of the the code is given in the book, so you can clearly see the relationship between the schematics and its corresponding Verilog code. Then it moves to data flow modeling, again with very clear examples. After that, it moves to Behavioral Modeling. This the only book that gives me a very good understanding of always block, initial block, reg data type, and most importantly blocking and non blocking assignment. It has excellent example of how to create a state machine. The rest of the book teach you some tips that will make it easier for you to write your code. It also has some very good examples of how to create a testbench. Almost every example has its own testbench. So, you will learn how to create a testbench as you read the book from the very beginning. I only have 2 complains of the book. One is it doesn't tell you which part of the language is synthesizable until near the end of the book. Second is it doesn't tell you which part of the examples is the new features in Verilog 2001. This could be problematic if your simulator and synthesis tool does not fully support Verilog 2001. But other than that, I am fully satisfied. When I first learned Verilog, I browsed many other books. And this one is absolutely the best one. Without this book, I won't be able to finish my projects ahead of time with an A+. Good job Mr. Palnitkar! b]# 396 pages # Publisher: Prentice Hall PTR; 1 edition (Feb 26 1996) # Language: English # ISBN-10: 0134516753 # ISBN-13: 978-0134516752[/b]
Code:
http://rapidshare.com/files/81612944/Verilog_Digital_Design_Synthesis.pdf
|
Linear Mode
Similar Threads
